


IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE


[Membership](#) [Publications/Services](#) [Standards](#) [Conferences](#) [Careers/Jobs](#)
IEEE Xplore
RELEASE 1.8

 Welcome
 United States Patent and Trademark Office


>> Search

[Help](#) [FAQ](#) [Terms](#) [IEEE Peer Review](#)

Quick Links

Welcome to IEEE Xplore®

- ☐ Home
- ☐ What Can I Access?
- ☐ Log-out

Tables of Contents

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

Search

- ☐ By Author
- ☐ Basic
- ☐ Advanced
- ☐ CrossRef

Member Services

- ☐ Join IEEE
- ☐ Establish IEEE Web Account
- ☐ Access the IEEE Member Digital Library

IEEE Enterprise

- ☐ Access the IEEE Enterprise File Cabinet

Print Format

 Your search matched **31** of **1138071** documents.

 A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance Descending** order.
Refine This Search:

You may refine your search by editing the current search expression or enter a new one in the text box.

☐ Check to search within this result set
Results Key:
JNL = Journal or Magazine **CNF** = Conference **STD** = Standard
1 Dynamic logic synthesis
Gin Yee; Sechen, C.;

Custom Integrated Circuits Conference, 1997., Proceedings of the IEEE 1997, May 1997

Pages:345 - 348

[\[Abstract\]](#) [\[PDF Full-Text \(456 KB\)\]](#) IEEE CNF
2 A 10-bit 100 MSamples/s BiCMOS D/A converter
Jorgensen, I.H.H.; Tunheim, S.A.;

Circuits and Systems, 1996. ISCAS '96., 'Connecting the World', 1996 IEEE International Symposium on , Volume: 1, 12-15 May 1996

Pages:425 - 428 vol.1

[\[Abstract\]](#) [\[PDF Full-Text \(352 KB\)\]](#) IEEE CNF
3 Energy efficient scheduling for datapath synthesis
Mohanty, S.P.; Ranganathan, N.;

VLSI Design, 2003. Proceedings. 16th International Conference on , 4-8 Jan. ;

Pages:446 - 451

[\[Abstract\]](#) [\[PDF Full-Text \(289 KB\)\]](#) IEEE CNF
4 Locally clocked AFSMs with dynamic latch implementation
Pasanen, J.; Oelmann, B.;

Electronics, Circuits and Systems, 1999. Proceedings of ICECS '99. The 6th IE International Conference on , Volume: 3, 5-8 Sept. 1999

Pages:1643 - 1646 vol.3

[\[Abstract\]](#) [\[PDF Full-Text \(332 KB\)\]](#) IEEE CNF

5 Domino logic synthesis using complex static gates*Thorp, T.; Gin Yee; Sechen, C.;*

Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998
IEEE/ACM International Conference on , 8-12 Nov. 1998
Pages:242 - 247

[\[Abstract\]](#) [\[PDF Full-Text \(628 KB\)\]](#) IEEE CNF

6 Node merging: A transformation on bit-level dependence graphs for efficient VLSI array design*Jung, B.; Burleson, W.;*

Application-Specific Array Processors, 1993. Proceedings., International Conference on , 25-27 Oct. 1993
Pages:442 - 453

[\[Abstract\]](#) [\[PDF Full-Text \(456 KB\)\]](#) IEEE CNF

7 Synthesis of selectively clocked skewed logic circuits*Aiqun Cao; Sirisantana, N.; Cheng-Kok Koh; Roy, K.;*

Quality Electronic Design, 2002. Proceedings. International Symposium on , 1 March 2002
Pages:229 - 234

[\[Abstract\]](#) [\[PDF Full-Text \(391 KB\)\]](#) IEEE CNF

8 A methodology for optimal repeater insertion in pipelined interconnects*Cocchini, P.;*

Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on , Volume: 22 , Issue: 12 , Dec. 2003
Pages:1613 - 1624

[\[Abstract\]](#) [\[PDF Full-Text \(688 KB\)\]](#) IEEE JNL

9 Design and synthesis of dynamic circuits*Thorp, T.J.; Yee, G.S.; Sechen, C.M.;*

Very Large Scale Integration (VLSI) Systems, IEEE Transactions on , Volume: 11 , Issue: 1 , Feb. 2003
Pages:141 - 149

[\[Abstract\]](#) [\[PDF Full-Text \(344 KB\)\]](#) IEEE JNL

10 Behavioral synthesis of fault secure controller/datapaths based on aliasing probability analysis*Lakshminarayana, G.; Raghunathan, A.; Jha, N.K.;*

Computers, IEEE Transactions on , Volume: 49 , Issue: 9 , Sept. 2000
Pages:865 - 885

[\[Abstract\]](#) [\[PDF Full-Text \(532 KB\)\]](#) IEEE JNL

11 ILP models for energy and transient power minimization during behavioral synthesis*Mohanty, S.P.; Ranganathan, N.; Chappidi, S.K.;*

VLSI Design, 2004. Proceedings. 17th International Conference on , 2004
Pages:745 - 748

[\[Abstract\]](#) [\[PDF Full-Text \(353 KB\)\]](#) IEEE CNF

12 Logic synthesis with the CDPD circuit technique

Pihl, J.; Aas, E.J.;

Circuits and Systems, 1996. ISCAS '96., 'Connecting the World', 1996 IEEE International Symposium on , Volume: 4 , 12-15 May 1996
Pages:288 - 291 vol.4

[\[Abstract\]](#) [\[PDF Full-Text \(296 KB\)\]](#) IEEE CNF

13 Behavioral synthesis of fault secure controller/datapaths using alias probability analysis

Lakshminarayana, G.; Raghunathan, A.; Jha, N.k.;

Fault Tolerant Computing, 1996., Proceedings of Annual Symposium on , 25-2 June 1996
Pages:336 - 345

[\[Abstract\]](#) [\[PDF Full-Text \(1108 KB\)\]](#) IEEE CNF

14 Single-rail self-timed logic circuits in synchronous designs

Grassert, F.; Timmermann, D.;

Circuits and Systems, 2002. MWSCAS-2002. The 2002 45th Midwest Symposium on , Volume: 1 , 4-7 Aug. 2002
Pages:I - 495-8 vol.1

[\[Abstract\]](#) [\[PDF Full-Text \(357 KB\)\]](#) IEEE CNF

15 Solving satisfiability problems using logic synthesis and reconfigurable hardware

Suyama, T.; Yokoo, M.; Sawada, H.;

System Sciences, 1998., Proceedings of the Thirty-First Hawaii International Conference on , Volume: 7 , 6-9 Jan. 1998
Pages:179 - 186 vol.7

[\[Abstract\]](#) [\[PDF Full-Text \(112 KB\)\]](#) IEEE CNF

[1](#) [2](#) [3](#) [Next](#)

[Home](#) | [Log-out](#) | [Journals](#) | [Conference Proceedings](#) | [Standards](#) | [Search by Author](#) | [Basic Search](#) | [Advanced Search](#) | [Join IEEE](#) | [Web Account](#) |
[New this week](#) | [OPAC Linking Information](#) | [Your Feedback](#) | [Technical Support](#) | [Email Alerting](#) | [No Robots Please](#) | [Release Notes](#) | [IEEE Online Publications](#) | [Help](#) | [FAQ](#) | [Terms](#) | [Back to Top](#)

Copyright © 2004 IEEE — All rights reserved